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Abstract 
Cascade, single and multi-bit, ZA architectures provide stable, 
high order quantization noise shaping used in high resolution A/ 
D conversion. One major disadvantage of cascaded EA topolo- 
gies is the extreme SNDR sensitivity to gniit mismatch between 
the analog modulator and the digital error correction logic. This 
paper will investigate this SNDR sensitivity phenomenon for a 
6th order, 1-bit quantizer and 4th order, 5-bit quantizer cascaded 
ZA A/D system. Circuit parameters of the switched capacitor 
integrator such as nmpl$er open loop gain, integrator gain, and 
amplifier oflsets and layout pnrasitics will be characterized. 
1. Introduction 
Cascaded ZA modulators achieve stable, higher order noise 
shaping with reduced oversampling rates[1,2]. These modulator 
topologies consist of a series of lower order modulators, each 
with its own quantizer. The quantizer input of each loop is fed to 
the next stage, where the quantization noise of the previous stage 
is corrected. At the final output, only the quantization error of the 
last stage exist, thus resulting in high order noise shaping. An 
digital error correction stage combines all quantizer outputs to 
produce the intended, oversampled digitized output. Integrator 
gain matching requirements between the error correction and 
cascaded modulators become a problem. In practical implemen- 
tations, increasing the resolution of the multi-bit quantizer 
reduces the second-stage quantization error and increases the 
sensitivity to uncancelled quantization error from the first stage 
[5]. A cascaded, 4th order modulator with 5-bit quantization and 
a 6th order, 1-bit quantizer is described in sections 1.1 and 1.2 
respectively. 
1.1 4th order 5-bit Analog Modulator 
The 4th order modulator shown in Figure 1 consists of two 
cascaded second order stages which include a 1-bit and 5-bit 
quantizer respectively. This will result in 4th order noise shaping 
with 5 bit quantization[3]. The error correction stage will com- 
bine the 1-bit digital output from the first stage with 5-bit and 1- 
bit digital outputs from the second stage, to yield an output com- 
prised of the input signal plus a fourth order error term. 
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Figure 1: 4th Order Modulator 
Transfer functions for the error correction filters of the 4th 
order system in Figure 1 can be given as follows: 
H , ( ~ )  = Q A , A , ) ~ - ~ ( I  -k(i -Z-'12) 
H,(z )  = k ( 1  - z - ' ) ,  
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The overall system transfer function Y(z) is below: 
Y ( z )  = k 2 ( X ( 1 ) ( A , A 2 ) 2 z - 4  + -( E5 1 - z 
Cl 
Eq: 1 
Eq: 2 
Eq: 3 
Eq: 4 
Eq: 5 
Eq: 6 
Notice the 5-bit quantization noise error term, E ~ ,  with 4th 
order noise shaping ( l - ~ - ' ) ~ .  This is the desired noise shaping 
required for this system transfer function. Following the error 
correction logic is a cascaded decimator section which includes a 
Sine' filter and a 24 tap FIR filter[4]. 
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1.2 6th order 1-bit Analog Modulator 
The 6th order modulator consists of three cascaded second 
order stages as shown in Figure 2. This cascaded topology was 
chosen to take advantage of both the stability provided by its 
lower order sections and the 6th order noise shaping of the over- 
all system. The I-bit digital outputs of each of the three stages 
are combined and digitally filtered to yield an output comprised 
of the input signal plus a 6th order noise error term. 
t E, I @J 
Figure 2: 6th Order Modulator 
The 6th order modulator structure is very similar to the 4th 
order structure shown in Figure 1 .  Likewise, the error correction 
filters in the 6th order system have the same transfer functions as 
their counterparts in the 4th order system with the exception of 
Hl(z) and H3(z), which are modified as follows: 
+ -( E l  1 - Z- ' ) ') Eq: 9 c, c2 
Notice the desired 6th order noise shaping term for the 1 bit A/ 
D quantization noise error, e l .  Following the error correction 
logic is a cascaded decimator section which includes a Sinc' fil- 
ter and a 24 tap FIR filter. Simulated ideal SNDR plots versus 
input amplitude for the ADC systems are shown in Figure 3. 
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Figure 3: SNDR versus Amplitude Plots 
2. Ideal Switch Capacitor Integrator 
Switched capacitor XA analog modulators use discrete time 
integrators to perform the integration of signal error required for 
noise shaping. The ideal integrator analysis is and linear model 
response is described this section[5]. 
The three key circuit components of the discrete time integra- 
tors are the electrical switches, gain capacitors and the opera- 
tional transconducance amplifier(0TA). An ideal switch 
capacitor integrator system is shown below: 
I A  > 
Figure 4: Switch Capacitor Ideal Integrator 
The linear model used in Matlab simulation is shown in Figure 
5 representing the switch capacitor discrete time system. 
Out(x) ""+Y 
Figure 5: Ideal Integrator Model 
The integrator transfer function in Equation 1 is represent by 
equation 10 and is shown below: 
-1 
Hldea&) = - Eq: 10 
Z(1-z-l) 
,This z domain transfer function contains a pole exactly at the 
unit circle, simple zero at zero which is represented as a unit 
clock delay, and a dc gain term of a half[6]. 
3. Leaky Integrator Analysis 
A discrete time integrator that contains a pole other than at the 
unit circle becomes an FIR filter rather than integrator. Passive 
parasitics around the circuit integrator and non ideal circuit 
parameters of the OTA also make the ideal transfer function non 
ideal. Hence, the name leaky integrator[7]. When we add the par- 
asitics of wire capacitors to the common centroid layout, source 
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drain capacitors of the switches and input and output capaci- 
tances of the OTA, our integrator model is shown in Figure 6: 
Figure 6: Switch Capacitor Leaky Integrator 
Using conservation of charge derivations in the time domain, 
system variables gain eror (a), parasitic erors (q, y), and offset 
error (p) can be derived as functions Cs, Cd, Cg, Cp, and Co. 
Also, S 1 and S3 are out of phase clocks with respect to S2 and 
S4. These system variables for the leaky integrator are now 
shown below in Equations 11-14: 
c, + c, q = 1 +  
C2( 1 + A )  
Eq: 11 
(C1 +C,+C,+C,) 
y =  1+ ( C 2 ( 1 + A )  
a = C1 -(-) A 
C2 l + A  
Eq: 13 
Eq: 14 
The linear model for the Leaky Integrator is shown below: 
was designed, For this layout, C2 = 2.64 pF, C1= 1.32 pF, CO= 8 
pF, Cg = 3.2 pF, Cp = 0.01 pF, CS = Cd = 0.4 pF. Thus, = 1.00, 
y = 0.99 and CI = 0.5 and p = 0.65. These system parameters 
were simulated in Matlab for 4th and 6th order systems and 
results are below. 
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Figure 7: Leaky Integrator Parasitic Model 
HLenky(Z) = yz- l (a  + 2PZ) Eq: 15 
The y and q feedforward and feedback parameters set the pole 
and zero of the switch capacitor integrator. Note q is > 1 and y< 
1. The a parameter is considered the gain error of the switch 
capacitor integrator[8,9]. The p parameter is analogous to a fil- 
tered dc offset. If this dc offset resides in the range of the OTA, it 
should not create a problem with respect to SNDR, only the 
input range. Thus, a sensitivity analysis with respect to the p 
parameter is not performed. In addition, all ADC gain parame- 
ters - namely A l l ,  through A33% C1, C, - were set to 0.5 so that a 
unit capacitor based centroid capacitor layout could be used. 
Thus, the ratio of C2/C1 = 0.5. A folded cascode inteErator with 
2(1-  mz-5 
. 
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4. Evaluation Results 
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Figure 9: SNDR Sensitivity for 4th order 
The table below show SNDR sensitivity with respect to system 
parameters for -6 dB and -12 dB attenuation in peak SNDR. 
Note values are entered as %. 
% y (Parasitic Error) .4 I 1 .6 I 2 1.31 3 1.41 3 .41 1 
% 11 (Parasitic Error) .4 1 1  .6 I .9 .6 I .9 .6 I .8 .21.6 
217  218  218  218 3 1 9  A (OTA dc Gain) 
Table 1.  -6dB I -12dB SNDR Sensitivity 
5. Conclusion 
In this paper we investigated the SNDR sensitivity phenome- 
non for a 6th order, 1-bit quantizer and a 4th order, 5-bit quan- 
tizer cascaded XA AID system. Circuit parameters of the 
switched capacitor integrators such as amplifier open loop gain, 
integrator gain, and amplifier offsets and layout parasitics were 
quantified. Simulations data was presented and quantified 10 
show % dependencies for that particular parameter. 
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